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Abstract—In this paper we present a novel CMOS RF-DC 
converter circuit, operating at 868MHz, for RFID and remote 
powering applications. The novel reconfigurable  architecture of 
the converter allows the circuit to operate over a very wide input 
power range with very high efficiency compared with previous 
art works. Prototypes realized in STM 0.130µm CMOS 
technology provide a regulated output voltage ~2V with a -
17dBm input power sensitivity. The circuit efficiency, higher 
than 40% over a 14dB input power range, peaks at 60%. 
I. INTRODUCTION 
RF remote powering is a charming solution for the power 
supply of ultra-low power applications like WSN and active 
RFID tags. The improvement of the sensitivity and the 
efficiency of the RF-DC power converter is crucial for this 
alternative power supply technique, which requires to deal 
with i) the very low power available at far-end locations, and 
ii) the  unpredictable variations of available power, which 
typically depends on several factors like the distance from the 
power source, the transmission media, the antenna orientation, 
etc. 
Unfortunately, circuit solutions presented in literature 
aimed only at maximizing the circuit efficiency at a given 
input power level [1-2], while neglecting the issues related to 
input power variations, that strongly penalize the output power 
and the circuit efficiency, which is an appropriate metric to 
evaluate circuit performances. In addition, the converter 
output voltage is typically controlled by linear regulators 
which leads to a further efficiency drop [3]. 
In this scenario, the aim of this paper is to propose a novel 
RF-DC converter architecture, operating in the 868MHz ISM 
band, which allows maximizing the circuit efficiency over a 
very wide range of RF input power thanks to its 
reconfigurable architecture. In addition, the novel converter 
integrates a smart voltage regulator which allows generating a 
regulated DC output voltage, and start operating at very low 
input power.  
The paper is organized as follows. Section II describes the 
proposed circuit architecture. Section III discusses 
experimental results. Section IV concludes the paper. 
 
Fig. 1. Block diagram of the proposed RF-DC converter, comprised 
of a matching network, 2 identical  rectifier sections (2-stage 
Dickson charge pump) , and a smart voltage regulator. 
II. THE PROPOSED CONVERTER ARCHITECTURE 
The simplified block diagram of the proposed circuit 
architecture is shown in Fig. 1. The RF-DC CMOS power 
converter is typically comprised of some standard building 
blocks: the matching network (MN), which maximizes the 
power transfer from the antenna through the chain; the voltage 
rectifier/multiplier; the energy storage device, i.e. a capacitor 
or rechargeable battery; the voltage regulator. 
The novelty of the converter circuit solution we propose is 
represented by the reconfigurable topology devised for the 
rectifier, which allows maximizing the sensitivity and 
efficiency of the converter over a very wide ultra-low power 
range, and the integrated Smart Voltage Regulator (SVR), 
which provides a DC regulated output voltage, making the 
rectifier working at constant voltage for maximum efficiency. 
The modular voltage rectifier is comprised of two identical 
section, i.e. a classical 2-stages Dickson charge pump [4], 
which can be connected in series or parallel in order to 
reconfigure the number of stages of the rectifier, as illustrated 
in Fig. 1. As described in the following, reconfiguring the 
voltage rectifier according to the input power level benefits 
twice the circuit performances: i) it allows to improve the 
sensitivity of the converter, allowing the circuit to operate 
over a wide input power range, ii) it maximizes the circuit 
efficiency. 
A. Reconfigurable RF-DC Converter 
The voltage rectifier has been optimized for maximum 
efficiency through a procedure which allows determining the 
optimum transistor width (W) and number of stages (ns) of the 
rectifier, minimizing the power losses of both the voltage 
rectifier and the matching network [5]. Isolated n-MOS and p-
MOS transistors are adopted for the clamp and the rectifying 
section of every stage of the voltage rectifier. They avoid the 
threshold voltage increase due to the body effect, further 
increasing the circuit efficiency. The drawback of this solution 
is related to the lower p-MOS transconductance, which needs 
to be compensated by adopting an higher p-MOS transistor 
width. This, in turn, increases the parasitic capacitance, that 
degrades the MN efficiency, as described in the following. 
As shown in Fig. 2, the number of stages of the rectifier 
are reconfigured through the MA, MB and MC transistors: 
when the control logic signal VCTRL (which can be either 
generated on chip or provided from the outside) is low (high), 
the two sections of the rectifier are connected in series 
(parallel), and therefore the 4-stages (2-stages) configuration 
is adopted. Such transistors connect DC voltage points, and 
they has been designed with proper MOSFET width 
minimizing the power losses due to ON resistance and leakage 
current. Furthermore, this modular  topology can be easily 
extended to a larger number of stages. 
B. Smart Voltage Regulator 
The SVR block is used to keep the converter output 
voltage VOUT constant at the reference voltage VREF, see Fig.2. 
This compensates the unpredictable variations of the input 
power, making the rectifier working more efficiently 
independently of the input power. 
The operation of the SVR relies on the current-mirror-like 
branch comprised of MF2 and MF3, which keeps constant the 
MF1 gate voltage. Thus, the VOUT increase (decrease) induced 
by the input power PAV increase (decrease) leads to an higher 
(lower) |VGS| of MF1, which increases (decreases) the DC 
output current IOUT, thus counteracting the VOUT variation. For 
the correct SVR operation, MF1 has to be operated in 
saturation: this means that VCAP < VOUT – VOVMF1, where VOVMF1 
is the MF1 overdrive voltage and VCAP is the voltage drop on 
CBUFFER, which is the charge-storage off-chip capacitor 
charged by IOUT. IOUT depends on the available input power, 
and it is proportional to the energy stored into CBUFFER. 
C. Matching Network 
The matching network (MN) plays a crucial role in 
improving the sensitivity and the efficiency of the RF-DC 
converter because of the very low power levels involved. The 
choice of the best MN topology depends on the voltage 
rectifier input impedance, which is represented by the parallel 
of the resistance RIN and the capacitance CIN. RIN and CIN  are 
calculated in cyclostationary conditions from the fundamental 
components of the voltage and current at the rectifier input [6]. 
After some mathematical simplification, RIN and CIN can be 
expressed as shown in (1) and (2) respectively. 
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where VTH is the threshold voltage; kN (kP) is the n-MOS       
(p-MOS) transconductance factor; CGS0-N (CGS0-P) and CSB0-N 
(CSB0-P) are the n-MOS (p-MOS) gate-source  and source-bulk 
capacitances per unit-length, respectively; WP (WN) is the p-
MOS (n-MOS) transistor; nt is the number of diode-connected 
transistors of the rectifier; ns is the number of stages. 
RIN depends on the number of stages, ns, the bias point of 
the diode-connected transistors (i.e. IOUT) and the MOSFET 
parameters. RIN depends also on the voltage rectifier DC 
output resistance ROUT = VOUT / IOUT, thus accounting for the 
power flowing into the voltage rectifier. In particular, RIN  
decreases when the available input power increases, as VOUT is 
kept constant by the SVR while IOUT rises. CIN depends on the 
MOSFET capacitances and the total number of transistors in 
the voltage rectifier. 
As shown in Fig. 3, among the different MN topologies a 
classic π-topology [5] has been chosen to match the 50Ω 
antenna impedance to the input impedance of the voltage 
rectifier. This topology allows to constructively exploit the IC 
parasitic due to the pad capacitance, CPAD, and the bond wires 
parasitic inductance and resistance, i.e. LBOND and RBOND, 
respectively. Furthermore, the π-topology MN allows both 
maximizing the power transfer through the chain and boosting 
the signal amplitude, thus improving the overall circuit 
efficiency. 
The operation of the smart voltage regulator, which 
modulates IOUT in order to keep VOUT  ≈ VREF, changes RIN, 
which decreases at high PAV, moving the circuit operation 
further away from the optimum power matching conditions. 
 
Fig. 2. Circuit schematic of the reconfigurable RF-DC rectifier and 
the smart voltage regulator blocks. 
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Fig. 3. Matching network π-topology: RIN and CIN represent the real 
and imaginary components of the voltage rectifier input impedance; 
CPAD is the pad parasitic capacitance; LBOND and RBOND are the bond 
wire parasitic inductance and resistance,  respectively; CM is the 
external matching capacitance; LM the external matching inductance 
with quality factor QIND; S11(RIN) is the reflection coefficient at the 
50Ω antenna output which depends on RIN. 
Fig. 4. The simulated voltage rectifier input resistance RIN and the π-
topology MN efficiency are plotted versus the rectifier DC output 
current for either a 2-stages and a 4-stages voltage rectifier. 
This reduces significantly the maximum power which can be 
adsorbed from the antenna. Moreover, the RIN variation affects 
also the MN ohmic losses, that are related to RBOND and to the 
quality factor QIND of the external matching inductor LM. The 
MN efficiency, ηMN, that includes both mismatch and ohmic 
losses is given by (3). 
( )( )
( )
ININ
IND
2
IN
BOND
OHM
2
IN11OHMMN
CR2Q
Q
QQ1
R
R1
1
RS1
⋅⋅=
+++
≈
−⋅=
fπ
η
ηη
 (3) 
where f is the RF signal frequency; Q the MN quality factor; 
ηOHM the MN efficiency degradation due to ohmic losses; 
S11(RIN) is the reflection coefficient at the 50Ω antenna 
output, which depends on RIN. It is worth pointing out that 
increasing CIN, i.e. the transistor width, lowers the MN 
efficiency, thus limiting the maximum rectifier transistors 
width. 
The MN efficiency dependence on RIN limits the 
maximum PAV range where the converter can work efficiently. 
In the converter circuit we propose, this strong limit which 
affects the functioning of any converter is overcame by 
adopting the reconfigurable rectifier topology shown in Fig. 2, 
which allows compensating the RIN reduction at high PAV by 
properly adjusting the number of stages. This allows achieving 
optimum matching conditions at two different power levels, 
significantly extending the PAV range where the circuit can 
work efficiently with a standard (not reconfigurable) matching 
network topology. 
The effectiveness of the proposed solution is demonstrated 
in Fig. 4, which shows the voltage rectifier input resistance 
and the MN efficiency simulated on a 2- and 4-stages voltage 
rectifier circuits at various DC output current, i.e. power 
levels. Since CIN does not depend on ns (it  depends  only  on 
 
Fig. 5. Microphotograph of the CMOS converter. 
the total number of transistors), changing ns from 2 to 4 
allows matching the voltage rectifier input impedance at 
different IOUT, i.e. power levels. This is crucial in order to 
extend the PAV range where the circuit can operate efficiently. 
Besides improving the MN performance, reconfiguring the 
voltage rectifier allows also to maximize the efficiency of the 
rectifier itself over a larger PAV range. In fact, increasing the 
number of stages allows reducing the losses related to the 
transistor leakage current, which are more detrimental at low 
PAV. On the other hand, reducing the number of stages lowers 
the losses due to the MOSFET on resistance, that penalize the 
converter efficiency at high PAV, i.e. when an high IOUT flows 
through the transistors. For these reasons, the optimization of 
the converter requires to reduce the number of stages with the 
PAV increase, which can be achieved through the 
reconfiguration topology proposed in this paper. 
III. EXPERIMENTAL RESULTS 
Figure 5 shows the realized prototype fabricated in STM 
0.13µm with an area occupation of 550 x 400 µm. For the 
characterization, the chip has mounted on a PCB 
implementing the off-chip part of the matching network 
comprised of the matching inductance LM=33nH (with 
QIND=35) and the matching capacitance CM=4.7pF. 
Measurements are performed through Agilent RF Source 
N5181A, considering an insertion loss of 1.5dB for 
interconnections and cables. 
Figure 6 shows the output voltage measured at different 
PAV, which is maintained around VREF=2V for the wide 20 dB 
PAV range. The converter starts working at PAV=-17dBm, thus 
demonstrating a very high sensitivity. Figure 7 shows the 
converter efficiency, calculated as the ratio between the output 
power and the RF available input power. The efficiency peak 
at 60% while remaining above the 40% over a 14dB PAV 
range, proving the effectiveness of the proposed 
reconfigurable architecture to widening the operation input 
power range. 
Figure 8 shows the reflection coefficient, S11, measured 
with Agilent 5071c Network Analyzer at different available 
RF input powers. As expected, such measurements confirm 
that the 2-stages and the 4-stages rectifier are matched at 
different PAV values. It is also important to underline that 
matching the input impedance at two different PAV values does 
not necessarily mean to achieve the same efficiency for these 
two power levels. In fact, the ohmic losses in both the 
matching network and the voltage rectifier degrade differently 
the whole converter efficiency. 
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Fig. 6. Output voltage measured at different available input power. 
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Fig. 7. Efficiency  measured at different available input power. 
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Fig. 8. Reflection coefficient (S11) measured at different available 
input power 
Table I reports the performance metrics, i.e. the maximum 
efficiency and sensitivity measured on  circuit prototypes and 
reported for prior art works. It is worth noting that the 
converter circuit we propose shows by far the highest peak  
TABLE I 
Ref. Min. RF Power @ VOUT 
Peak 
Efficiency Technology 
This 
work -17dBm@2V 60% 
CMOS  
0.13µm 
[3] -14.7dBm @1.5V 15.76% CMOS 0.35µm 
[7] -22.6dBm@ 2V (not regulated) 
30% 
(estimated) 
CMOS 0.25µm 
(Floating gate) 
[8] -17.8dBm @ 1.5V 28% CMOS 0.5µm (Schottky diodes) 
[9] -14dBm @1.5V 11% CMOS 0.3µm 
efficiency, even though it is fabricated in a standard CMOS 
technology. 
IV. CONCLUSIONS 
In this paper we presented a novel reconfigurable RF-DC 
conversion circuit that shows a very high efficiency, which 
peaks at 60%, remaining above 40% over a 14dB range of 
available input power. The circuit operation is based on a 
novel smart voltage regulator and a reconfigurable voltage 
rectifier/multiplier circuit, which compensates the power 
losses due to input impedance mismatch occurring at different 
input power levels. The modular topology of the voltage 
rectifier can be easily extended by increasing the number of 
reconfigurable stages. 
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